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Abstract—We present novel techniques for realising reliable
low overhead logic functions and more complex systems based
on the switching characteristics of memristors. Firstly, we show
that memristive circuits have inherent properties for realising
multiple valued MIN-MAX operations over the post algebra.
We then present an efficient hybrid 1T-4M logic architecture
for dual XOR/AND and XNOR/OR functionality, which can
be seamlessly integrated with the existing CMOS technology.
Although memristors are usually considered to operate at lower
frequencies, however, recent advances in technology show their
potentiality at high frequencies. To this end, we also explore the
effects of high frequencies on their performance and thereby
propose reliable high frequency design techniques based on our
1T-4M architectures. Experimental results, based on the design
of full adders and multipliers over GF, show that the proposed
designs require significantly lower power and overhead while
maintaining reliable performance at low as well as at high
frequencies compared to the existing techniques.
keywords— Memristor; Memristive multifunction logic
architecture; XOR gate; AND gate; OR gate; MIN-MAX
post algebra; Memristive full adder; Memristive Galois Field
multiplier; Physical Unclonable Function.
I. INTRODUCTION
Metal Oxide Semiconductor (MOS) Transistor-based chips
are currently being limited by scaling difficulties and para-
sitic capacitance. Therefore, chip manufacturers are begin-
ning to invest huge resources in order to explore alternative
technologies for the evolution of computing devices. A mem-
ristor (short for ‘memory-resistor’), a two terminal nano-
scale electronic device, is a highly promising technology as
an alternative. These devices, first theorised by Leon Chua in
1971, represent the missing link between charge (q) and flux
(j). A memristor represents data as resistance and it retains
its previous resistance value after power has been removed,
thereby remaining non-volatile [1], [2].
Since Hewlett-Packard fabricated the first physical mem-
ristive device based on titanium dioxide (TiO2) in 2008 [2]
(Fig. 1(a)), there has been increasing interests in different
aspects of memristor applications. To this end, memristors
have been applied in areas such as high density memory
design [3], [4], neuromorphic systems [5], [6], secure and
crypto (e.g. Physical Unclonable Functions (PUF) etc.) sys-
tems [7], [8], and logic design [7], [9]–[13]. It can be scaled
to very small geometries and can be fabricated in layer upon
layer, thereby providing a 3D structure for memristor chips.
Memristors can also be interfaced with the existing CMOS
technology, owing to the fact that they both share similar
fabrication properties [14]. The ability to fabricate chips in
3D in this fashion can help eliminate a key short coming
of the CMOS technology, which suffers from the difficulties
associated with 3D fabrication [15]. Hence, these types of
interfacing allows 3D fabrication of hybrid memristor-CMOS
designs, where the CMOS can be fabricated along with the
bottom layer and the memristors are stacked over the CMOS
layer [16], [17].
Most of the techniques for designing logic circuits with
memristors require multiple sequential steps (clock cycles)
and complex control logic to realise even the simplest logic
function [9], [10], [13]. While there are some existing
work on single cycle operation, these techniques fail to
operate with realistic resistance values and also require
power comparable to CMOS designs [7], [12]. To this end,
firstly we propose a purely memristive logic architecture,
consisting of only 4 memristors, for realising the XOR and
inversion functions. This architecture can operate within a
single clock cycle. Then we extend this architecture with
just one transistor for seamless integration with the CMOS
technology, thereby resulting in a hybrid 1T-4M architecture
with dual XOR/AND and XNOR/OR functionality.
Based on the technological advances thus far, some of the
materials considered for fabrication of memristors limit their
operation to relatively lower frequencies. However, recent
technological advances are seeing memristors operating at
much higher frequencies [18]. This paper also explores this
aspect and proposes parametric selection in their compact
modelling to enable the devices to work at higher frequen-
cies.
As we know, the CMOS technology suffers from signifi-
cant parasitic capacitance, which reduces their reliability at
high frequencies [19]–[21]. To circumvent this problem, one
of our design objectives is to reduce the total number of
transistors in the CMOS layer of our hybrid designs. This
not only helps to enhance reliability at higher frequencies,
but it also frees up chip area in the CMOS layer, which
can only grow along the XY-axis, where additional CMOS
exclusive functionality can be incorporated.
One of the key difficulties with traditional CMOS tech-
nology is its lack of ability for realising multiple valued
logic (MVL). MVL has many applications, e.g. for memory
and field programmable array designs, redundant number
systems, etc. MVL can also help reduce interconnections
on and off chip [22]. We show that certain configurations
of memristors allow very efficient and simple realisation of
MVL as MIN-MAX post algebra.
This paper is organised as follows. The basic structure of
the memristor and the existing memristive logic architectures
are reviewed in Section II. In Section III, we show that
2memristors have inherent properties for realising operations
over MIN-MAX post algebra. In this section, we also propose
a one transistor and four memristors (1T-4M) multifunction
logic architecture which can be seamlessly integrated with
the CMOS technology. We analyse the effects of frequencies
on the physical parameters of memristors in Section IV,
thereby propose parametric selections in the memristive
models for high frequency operations. In Section V, we show
with the help of more complex systems that the proposed
architecture can result in highly compact, low power, and
reliable systems capable of operating at low as well as
high frequencies. We have tested our designs exhaustively.
Section VI presents the experimental results. Finally, the
paper is concluded in Section VII.
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Fig. 1. Memristor: (a) Structure of the linear ion drift model; (b) Symbol
of the single memristor.
II. BACKGROUND
In this section we provide a brief review of memristors
and existing memristive logic architectures.
A. Memristor
One of the most widely used technologies for fabricating
memristive devices are based on oxides such as NiO, TiOx,
H fOx and SiOx [2], [18]. As an example, a simplified
diagram of a TiOx based memristor is shown in Fig. 1(a). It
is composed of a heavily doped TiO2 x layer with oxygen
vacancies, placed above a zero doped TiO2 layer and sand-
wiched between a pair of metallic electrodes. Here, D is the
width of the device and w is the width of the doped region.
w acts as the state variable which depends on the previously
applied voltage. The symbol of memristor is illustrated in
Fig. 1(b), where p and n represent the positive and the
negative terminals respectively.
When a positive voltage is applied to the p-terminal (and a
negative voltage is applied to the n-terminal) of this device,
the oxygen vacancies, which constitute positive charges drift
into the zero doped region. It increases the width w of the
TiO2 x layer. This results in the device switching to a low
resistance (Ron) state.
However, when a negative voltage is applied to the p-
terminal (and positive voltage is applied to the n-terminal) the
oxygen vacancies are attracted to the p-terminal. This results
in the TiO2 layer D w(t) widening and TiO2 x layer w(t)
decreasing. Hence, the device switches to a high resistance
(Roff) state.
In contrast, when there is no voltage applied to either ter-
minal, the boundary between the two titanium dioxide layers
freezes. This allows the memristor to retain its previous state.
The memristance and the state variable of the basic mem-
ristor are related as follows [2]:
M(t) = Ron
w(t)
D
+Roff(
1 w(t)
D
); (1)
dw
dt
= (
mnRon
D
)i(t); (2)
where, Roff is the resistance of the TiO2 x layer (undoped
region) and Ron is the resistance of the TiO2 layer (doped
region). In Eq. (2), mn represents the average ion mobility.
Fig. 2 shows the voltage-current characteristics of this device
and the switching behaviour between Ron and Roff. This fig-
ure clearly shows hysteresis, which is the key characteristics
of a memory device.
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Fig. 2. Memristor voltage-current characteristics.
B. Existing Memristive Logic Architecture
One of the earliest memristive logic architectures is the
IMPLY logic function, which could be implemented as a
memristor-based crossbar array [9]. Fig. 3(a) shows the basic
IMPLY logic structure, where the two memristors P and Q
are connected by the same horizontal wire with different
voltages VCOND and VSET applied simultaneously. Here the
amplitude of VCOND is smaller than the threshold voltage of
the memristor, which prevents the device P from switching
to the previous state. The initial resistance of P and Q are
the inputs of the logic gate. After applying two different
voltages, VCOND and VSET, the output of the logic gate is
the final changed resistance of the memristor Q. A simple
IMPLY NAND gate in [9] requires three sequential steps.
VCOND VSET
RG
P Q
(a) Basic IMPLY logic gate [9].
A
A
B
B
Output
M1
M2
(b) Bufferless 2T-2M XOR
gate [7].
Fig. 3. Existing memristive logic architectures.
3Another crossbar based memristive logic architecture is
the MAGIC logic gate [10]. All the basic boolean functions
can be realised by this technique.
In contrast to the CMOS logic, both of these techniques
use different resistances as the logic state and require multi-
ple clock cycles to execute a single logic computation. These
implementations also require that the memristors be ini-
tialised to a known state which could complicate the control
circuit. All of these factors make it difficult to integrate with
the existing CMOS technology. Both of the above techniques
suffer from leakage current effect, known as the “sneak path”
effect, which is common in memristive crossbar memory
architectures [23]. The “sneak path” effect is the leakage
current sneaking through the undesired cells with smaller
resistances which is data dependent. These resistances cause
overlapping of the two regions of the ‘0’ and ‘1’, which
significantly reduce the noise margin (reliability). Hence, this
deteriorates the accuracy of the read operation in crossbar
architectures [24].
The technique of [13] proposed a hybrid memristive XOR
function block with one memristor and four transistors. In
this block, apart from the two normal inputs as conventional
logic gates have, a third input is added as the control signal
for controlling the read and write operations. The resistance
of the memristor is the output of this block. Again, this
technique requires multiple sequencial steps.
Unlike the previous techniques, Memristor Ratioed Logic
(MRL) architecture [11] is based on the output voltage as the
logic state. It uses the programmable resistance of memristive
device to ensure that the circuit operates like a voltage divider
for realising the Boolean OR and AND functions as shown
in Fig. 4(a) and Fig. 4(b) respectively. In this diagram a and
b are the two inputs and Vx and Vy are the OR operation and
AND operations respectively. This MRL technique is capable
of operating the logic computation within a single clock
cycle. However deriving the Boolean ‘NOT’ operation by the
purely memristive device is challenging with this technique.
To extend this to more logic gates, e.g. NAND/NOR, a
CMOS inverter is applied as ‘NOT’ operation combined with
the MRL OR/AND logic.
The technique of [12] proposed a bufferless 4-transistor
and 6-memristor (4T-6M) hybrid memristive XOR gate by
using the MRL AND and OR gates and CMOS inverters
based on the expression AB = (A^B)_ (A^B) directly.
The area complexity of this technique is higher than pure
CMOS XOR implementations [25], because it requires ten
elements whereas the CMOS design requires six elements
for bufferless design (Fig. 13).
a
b
a
b
(a) (b)
M1
M2
M1
M2
Vx = MAX(a,b) Vy = MIN(a,b)
Fig. 4. Memristive MIN-MAX (AND-OR) functionality; (a) OR/MAX
operation, (b) AND/MIN operation.
Based on the MRL OR gate (Fig. 4(a)), the technique
of [7] proposed a hybrid memristive XOR architecture as
shown in Fig. 3(b). It consists of two memristors (M1 and
M2), and a pair of pull-down NMOS transistors. When both
of the inputs A and B are equal to logic 1, the two transistors
pull down the voltage appearing at the output to ground. This
reduces the output to  0:2V, where as it should be  0V.
This happens since the two NMOS transistors are connected
in series, which results in their drain-to-source saturation
voltage to be VDS +VDS  0:2V when both of the inputs to
the XOR gate are at logic 1. This may be too high to switch
off a device connected in the following stages, especially
with smaller technology nodes. This technique requires 2T-
6M and 2T-4M elements for fully buffered XOR and XNOR
functionality respectively. Additionally, it inherently requires
memristors with very high Ron and even higher Roff to keep
the transistors properly biased. This has the effect of slowing
down any design owing to very large RC time constants.
III. PROPOSED MEMRISTIVE LOGIC ARCHITECTURE
In this section, we propose a 1T-4M multifunction logic
architecture which can be seamlessly integrated with the
CMOS technology. First, for completeness, we show that the
MRL architecture naturally exhibits multiple valued MIN-
MAX functions over post algebra [26].
A. MIN-MAX Functionality
We have the following regarding the MIN-MAX function-
ality of MRL.
Theorem 1: The MRL in Fig. 4(a) realises the MAX
operation and that in Fig. 4(b) realises the MIN operation
in post algebra.
Proof: The proof follows by noting the voltage drops across
the memristors for each input combination. [QED]
Theorem 1 reduces to the following for two valued logic.
Corollary 1.1: The MRL in Fig. 4(a) becomes an OR gate
and that in Fig. 4(b) becomes an AND gate for two valued
logic.
Proof: Follows trivially. [QED]
B. Memristive XOR and Inversion Functionality
Most existing techniques for realising logic functions
require multiple clock cycles to operate [9], [10], [13], and
some require a hybrid of memristors and CMOS devices [7],
[12]. Considering the merits and the demerits of these ap-
proaches, we propose a purely memristive XOR architecture
as shown in Fig. 5(a). Fig. 5(b) shows the symbol for this
architecture, which is used in the rest of the paper.
The purely memristive XOR architecture in Fig. 5(a)
consists of four memristors M1, M2, M3 and M4. Here, M1
and M3 are connected for logical AND or MIN operation.
M2 and M4 are connected for logical OR or MAX operation.
The voltage difference between VL1 and VL2 behaves like
XOR operation as shown in Table I. In Table I, the logical
behaviour of the purely memristive XOR circuit is based
on whether or not current flows from VL1 to VL2 through
4VL1
VL2
A
B
M1 M2
M3 M4
PR
PB
PL
PT
RL
VL1
VL2
A
B
(a)
RL
(b)
Fig. 5. Memristive XOR functionality. (a) Purely memristive XOR func-
tionality, (b) Symbol used in the rest of the paper.
the load resistance RL. In this table V1 (> the memristor
threshold voltate Von) is assumed to be equivalent to VDD in
CMOS logic and represents the ON-state voltage, i.e. logic 1.
Correctness of this architecture is summarised in Theorem 2.
Theorem 2: The pure memristor circuit in Fig. 5(a) realises
the XOR functionality depicted in Table I.
Proof: The proof follows by considering each input combi-
nation and noting the high and low resistance states of each
memristors. [QED]
These operations can take place in the same clock cycle
as the inputs. Hence, the circuit in Fig. 5 exhibits XOR
functionality in Table I in a single cycle. We note that
8A;B2f0;V1g, the following are true for the circuit in Fig. 5.
VL1 = A_B (3)
VL2 = A^B (4)
VL1 VL2: (5)
Fig. 6 presents the output of the architecture in Fig. 5
for all the input combinations (i.e. 11, 10 01, 00). If we
interpret the current flowing from VL1 to VL2 as logic 1, and
the absence of this current as logic 0, then clearly this is
XOR functionality.
V (
V)
-.25
0.0
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.5
.75
1.0
1.25
V (
V)
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.5
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1.0
1.25
I (
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)
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.5
.75
1.0
1.25
time (ns)
0.0 .5 1.0 1.5 2.0
Fig. 6. Purely memristive XOR functionality. The top two signals represent
the two input voltages and the bottom signal is the current which flows into
load RL.
Our proposed architecture trivially allows pure memristive
inversion via XOR operation in a single cycle. For example,
in Fig. 5(a), if we set A= 1 (i.e. A=V1), then the output will
correspond to the inverse of B, as shown by Rows 3 and 4
in Table I, i.e. B= 1B. Hence, we have the following.
TABLE I
PURE MEMRISTIVE XOR FUNCTIONALITY.
Row A B Output
1 0 0 VL1 VL2 = 0V.
=) No current flows from VL1 to VL2.
=) Logic 0.
2 0 V1 VL1 VL2 V1V.
=) Current flows from VL1 to VL2.
=) Logic 1.
3 V1 0 VL1 VL2 V1V.
=) Current flows from VL1 to VL2.
=) Logic 1.
4 V1 V1 VL1 VL2  0V.
=) No current flows from VL1 to VL2.
=) Logic 0.
Corollary 2.1: The pure memristive logic architecture in
Fig. 5(a), which realises the XOR functionality depicted in
Table I, becomes an inverter when either of its inputs A or
B is assigned logic 1 (V1).
Proof: Follows trivially from Table I. [QED]
C. 1T-4M Hybrid CMOS-Memristive Logic Architecture
In Section III-B, we proposed a novel pure memristive
XOR logic architecture. Although this architecture works as
an XOR gate, however, we interpreted the output logic value
based on whether or not the current is flowing from VL1 to
VL2. Clearly, this is not directly compatible with the existing
CMOS technology. Our aim is to integrated our system so
that it works seamlessly with the existing CMOS technology,
and not replace it. To this end, we present in this section
a highly efficient way of integrating our pure memristive
architecture with the CMOS technology by using only a
single MOS transistor (MOST). This results in a 1-transistor
4-memristor (1T-4M) architecture as shown in Fig. 7(a) and
(c). By keeping the number of MOST to only one, we are also
able to maintain reliable performance at higher frequencies,
when parasitic capacitance begins to degrade performance.
The logic architectures for our proposed 1T-4M
XOR/AND and XNOR/OR dual functionality appears
in Fig. 7(a) and Fig. 7(c) respectively. Compared with
existing memristive logic techniques (e.g. IMPLY and
MAGIC), the 1T-4M architecture seamlessly integrates with
CMOS technology without requiring extra control circuitry
and the logic computation also finishes within one clock
cycle.
For our designs, we assume that the NMOST and the
PMOST operate in the saturation and cut off regions. We
now prove the correctness of the proposed architectures.
First we have the following.
Lemma 1: The NMOST in Fig. 7(a) and the PMOST in
Fig. 7(c) realise the following logic operations respectively.
VXOR =VL1^VL2 (6)
VXNOR =VL1_VL2: (7)
Proof: The proof follows by firstly noting Eq. (5). The
only time VXOR in Fig. 7(a) is at logic 1 ( V1V) is when
VL1 V1V and VL2  0V. From Table I, clearly this happens
5when either A = V1 and B = 0 or A = 0 and B = V1. At all
other times either VXOR = 0 (VL1 =VL2 = 0) or the NMOST
goes into saturation and VXOR  0:1V (VL1 = VL2  V1V).
Again, from Table I this only happens when either A= 0 and
B = 0 (i.e. no current flows in the circuit, thus resulting in
VXOR = 0) or A=V1 and B=V1 (i.e. this drives the NMOST
into saturation).
Similarly, in Fig. 7(c) the only time VXNOR  0V is when
VL1  V1V and VL2  0V. At all other times VXNOR  V1V.
Hence the proof follows. [QED]
We now show that our proposed architecture realises
XOR/AND and XNOR/OR dual functionality.
Theorem 3: The 1T-4M multifunctional logic architecture
in Fig. 7(a) realises the XOR/AND dual functionality and
that in Fig. 7(c) realises the XNOR/OR dual functionality.
Proof: To prove that the circuit in Fig. 7(a) realises the
XOR operation, we substitute VL1 and VL2 from Eq. (3) and
Eq. (4) into Eq. (6) respectively, which yields
VXOR =VL1^VL2 = (A_B)^ (A^B) = AB:
Now, regarding Fig. 7(c), Eq. (7) is merely the inverse of
Eq. (6), i.e. VXNOR =VXOR = 1AB.
To show that the circuits also exhibit AND and OR
operations while realising XOR and XNOR operations, firstly
we note that according to Eq. (4) and Eq. (3), the circuits
in Fig. 7(a) and (c) trivially realise the AND and OR opera-
tions at the gates of the NMOST and PMOST respectively.
Since, neither gates of the NMOST and PMOST draw any
current owing to gate isolation, therefore, this architecture
realises the dual functionality of VAND with VXOR and VOR
with VXNOR simultaneously as shown in Fig. 7(a) and (c)
respectively.
Hence, the proof follows. [QED]
To ensure that the NMOST operates in saturation and cut
off regions, the following design rules must be satisfied:
ID;sat =
VRD
RD +(RonjjRon) =
VDD VDS;sat
RD +(RonjjRon)
=) RD + Ron2 =
VDD VDS;sat
ID;sat
(8)
where, VRD is the voltage across RD and ID;sat is the NMOST
saturation current. Hence, we have,
VDD(
Ron
Ron +Roff
)<VTH (9)
where, VTH is the threshold voltage of the NMOST.
Similar design rule applies to the PMOST in Fig. 7(c).
Our 1T-4M architecture employs only one transistor,
thereby ensuring that the output is  0:1V when the transistor
saturates, e.g. when both of the inputs are at logic 1. In con-
trast, the technique of [7] cannot ensure output voltage any
less than 0.2V when both of its output transistors saturates.
This larger voltage can be a critical factor, especially when
driving very small technology nodes (Section II).
We have tested with several memristor models [27], [28],
and the designs worked correctly for a range of Ron and
Roff. For low Ron a higher RD maybe necessary to bias
the transistor properly, while for higher Ron, RD may be
eliminated. We demonstrated the performance of Fig. 7(a)
by choosing different values of RD as shown in Fig. 8. It is
clearly shown that the range of RD (15kW 24kW) which is
selected based on Eq. (8) and Eq. (9) provides the accurate
performance, while with the smaller RD e.g. 50W 800W, the
transistor cannot be biased properly. In contrast to this, the
technique of [7] (Fig. 3(b)) can only operate with very high
Ron and Roff (Section II) thereby limiting its applications to
certain types of memrisotrs and to low frequencies only.
It should be noted that the 1T-4M XOR/AND architecture
in Fig. 7(a) is more power efficient compared to the 1T-4M
XNOR/OR architectures in Fig. 7(c). This is because the
former architecture is not directly drawing power from the
supply voltage (VDD), whereas the latter architecture is.
Both of these circuits in Fig. 7(a) and (c) are weak, i.e. they
may not guarantee a full voltage swing with sufficient current
drive for a following stage. A two-transistor CMOS inverter
buffer can be added at the outputs for both 1T-4M XOR
and XNOR gates to obtain full-voltage swings as shown in
figures (b) and (d). This yields 3T-4M ‘strong’ XOR/XNOR
gate as compared to the 1T-4M bufferless XOR/XNOR gates.
However, inline with the reasons stated in the previous
paragraph, the 3T-4M fully buffered XNOR gate in figure
(b), which draws power directly from the power supply only
at the buffer stage, is more power efficient compared to the
XOR gate in figure (d), which draws power in the pre-buffer
stage also.
VL1
VL2
VL1
VL2
Vdd
VOR
VXNOR
VXOR
A
B
B
A
RD
RD
VL1
VL2
VL1
VL2
Vdd
VOR
VXNOR
VXOR
VAND
A
B
B
A
RD
RD
Vdd
VAND
Vdd
(a) (b)
(c) (d)
Fig. 7. Memristive XOR and XNOR gates with dual functionality. (a) 1T-4M
bufferless XOR/AND dual functionality, (b) 3T-4M fully buffered XNOR
functionality, (c) 1T-4M bufferless XNOR/OR dual functionality and (d)
3T-4M fully buffered XOR functionality.
IV. HIGH FREQUENCY OPERATIONS
Memristors are usually considered to operate at lower
frequencies owing to the limitations of the materials and
the way they are used for their fabrication. However, low
frequency ultra low power electronic device have critical
applications, e.g. in medical electronics [29]–[31]. To this
end, the proposed technique is well suited for such applica-
tions owing to their low power requirements (Table II and
Section V). However, this is a highly evolving area and new
materials are investigated for fabrication of more efficient and
better performing memristors, especially at high frequencies.
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Fig. 8. The performance of XOR architecture affected by a selection of
the load resistor RD. Here, Roff = 80kW;Ron = 500W. The top two signals
represent the two input voltages and the bottom singals are the output VXOR
of Fig. 7(a) with different values of RD.
For example [18] presented a novel SiOx based memristor
with much better frequency characteristics, which also allows
better integration with the CMOS technology. In line with
these, we present the effects of high frequency on memristor
models and the modification necessary for high frequency
operations.
Various memristor models have been proposed in liter-
ature, e.g. [27], [28], [32]–[34]. However, not all of these
models are suitable for logic design. The model proposed
in [28], which our models and designs are based on, is a
flexible memristor model that uses voltage as a threshold
parameter and it is also based on modified Simmons tunnel
barrier model [34], owing to the fact that the latter model
is applicable only to specific materials and hence cannot be
directly generalised.
To analyse the effects of frequency on the performance of
this model, we need to consider the derivative of the state
variable w as follows [28]:
dw(t)
dt
=
8>><>>:
koff  ( v(t)Voff  1)
aoff  foff(w); 0 <Voff < v
0; Von < v<Voff
kon  ( v(t)Von  1)
aon  fon(w); v<Von < 0
(10)
where koff (a positive number), kon (a negative number),
aon and aoff are constants; and, Voff and Von are voltage
thresholds. Here, koff and kon are in meters per second,
whereas aon and aoff do not have any unit [28].
The k and a parameters are fitting parameters which are
directly related to the physical behviour of the materials used
to fabricate the memristors, as shown in [28]. For example,
for ferroelectric memristor, koff and kon are considered to be
10 4m/s and -30m/s respectively and the parameter aoff and
aon are considered to be 5, etc.
The functions foff(w) and fon(w) behave like a window
function which constrains the state variable w to bounds of
the device as defined in [27]. This derivative of the state
variable dw(t)dt indicates the rate of change of w which in
this case describes how rapidly the memristor could switch
between low and high resistance states. Based on memristor
characteristics and Eq. (10), the width w is directly dependent
on the parameter koff (kon). Here, apart from the other
parameters, koff and kon mainly influence the rate of change
of the magnitude of w. Fig. 9 demonstrates the variation
of the state variable w for different applied values of koff,
where the memristor is driven by a 20MHz sinusoidal input
with 1.2V amplitude. When koff is increased, the slope of
w becomes steeper, which results in the device switching
rapidly to a high resistance state.
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Fig. 9. Dynamic behaviour of state variable w for a selection of the param-
eter koff. A 20MHz 1.2V sinusoidal voltage is applied in this simulation.
Here, Roff = 80kW;Ron = 500W and kon = 200m/s.
Similarly, when jkonj1 is increased, the device quickly
switches to a low resistance state as shown in Fig. 10.
We also demonstrate this characteristic via applying more
realistic stimulus such as square wave as shown in Fig. 11
and Fig. 12. The parameters koff and kon are fitting param-
eters which with correct values can be used to simulate
the behaviour of a wide range of memristive devices with
different materials. Hence, with the proper values of these
parameters a memristor can also be modeled for operating
at high frequencies, e.g. [18].
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Fig. 10. Dynamic behaviour of state variable w for a selection of the pa-
rameter kon. A 20MHz 1.2V sinusoidal voltage is applied in this simulation.
Here, Roff = 80kW;Ron = 500W and koff = 100m/s.
Based on these parametric selections, we compared the
performance of the proposed architectures with other hybrid
memristive logic designs, e.g. [7], at high frequencies. We
used the same memristive model for all the designs for
fairness. We also compared the performance of our designs
with pure CMOS designs, e.g. in [25]. To this end, Table II
presents the performance of our fully buffered 3T-4M XOR
and XNOR gates at different frequencies as compared to
(i) fully buffered 10T and 8T pure CMOS XOR (C-XOR) and
1The symbol jxj represents the absolute value of a signed number x.
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Fig. 11. Dynamic behaviour of state variable w for a selection of the
parameter koff. A rectangular square wave of 20MHz with amplitude of
1.2V is applied in this simulation. Here, Roff = 80kW;Ron = 500W and
kon = 200m/s.
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Fig. 12. Dynamic behaviour of state variable w for a selection of the
parameter kon. A rectangular square wave of 20MHz with amplitude of
1.2V is applied in this simulation. Here, Roff = 80kW;Ron = 500W and
koff = 100m/s.
XNOR (C-XNOR) gates [25], (ii) fully buffered AOI22 XOR
and AOI22 XNOR gates [35], and (iii) fully buffered 6T-2M
hybrid memristive XOR and 4T-2M XNOR gates proposed
in [7].
Throughout the paper, we measured the average power
drawn by the circuits as follows. The average power P
measured here is the energy E consumed by the entire circuit
divided by the simulation time as shown below:
E =
Z T
0
VDD  i(t)dt (11)
P=
E
T
; (12)
whereVDD is the supply voltage, i(t) is the total instantaneous
current drawn from VDD by a circuit at time T . T is the
simulation time.
The 10T/8T buffered CMOS XOR/XNOR gate consti-
tutes a bufferless 6T stage, as shown in Fig. 13 [25].
The 6T-2M/4T-2M buffered hybrid memristive XOR/XNOR
design constitutes a 2T-2M bufferless design as shown in
Fig. 3(b) [7]. For the proposed 3T-4M XOR gate, RD = 24kW,
Ron = 500W and Roff = 40kW are calculated based on Eq. (8)
and Eq. (9). The same values of Ron and Roff are also
considered for the design of the 6T-2M XOR gate [7]. The
parameters kon =  200m/s and koff = 50m/s are selected
based on the simulation results as shown in Fig. 9 and
Vdd
A
B
Output
Fig. 13. Bufferless 6T CMOS XOR (C-XOR) gate [25].
TABLE II
PERFORMANCE ANALYSIS COMPARED TO EXISTING TECHNIQUES.
Frequency ! 1GHz 2GHz 4GHz 8GHz
Architecture Power Stat Power Stat Power Stat Power Stat
# (mW) (mW) (mW) (mW)
3T-4M XOR 14.38 pass 14.49 Pass 16.79 Pass 25.62 Pass
3T-4M XNOR 1.71 pass 2.518 Pass 4.483 Pass 8.414 Pass
10T C-XOR [25] 61.11 pass 67.93 Pass 72.01 Fail 76.57 Fail
8T C-XNOR [25] 50.56 pass 54.55 Pass 56.50 Fail 59.78 Fail
AOI22 XOR [35] 7.32 pass 12.99 Pass 24.29 Pass 46.80 Fail
AOI22 XNOR [35] 6.077 pass 10.84 Pass 20.35 Pass 39.28 Fail
6T-2M XOR [7] 19.14 pass – Fail – Fail – Fail
4T-2M XNOR [7] 14.69 pass – Fail – Fail – Fail
Fig. 10. The values of the k parameters which we considered
in this paper are similar to those considered in [36]. As
shown in [28], this appears to refer to Pt-Hf-Ti memristive
devices [37].
Table II shows that our 3T-4M structure requires sig-
nificantly less power than the 10T CMOS designs, while
maintaining reliable performance even at high frequencies
by comparing with the AOI22 designs.
For the 6T-2M hybrid structure, Ron has to be high enough
to bias the two NMOSTs which are connected in series
as shown in Fig. 3(b). Hence, in this case, this circuit
required Ron = 30kW and Roff = 80kW. However, the 6T-2M
hybrid structure was unable to reliably operate at frequencies
higher than 1GHz for reasons explained in Section II and
Section III-C. Additionally, our 3T-4M structure also outper-
formed the 6T-2M structure in terms of power requirement,
with our 3T-4M XNOR gate requiring significanlty less
power compared with the 4T-2M XNOR gate of [7].
Table II also shows that, clearly, the 10T/8T CMOS
XOR/XNOR gate failed at 4GHz, and the AOI22
XOR/XNOR gate failed as frequencies are reaching 8GHz,
whereas our 3T-4M gate reliably operated at frequencies of
8GHz or higher as shown in Fig. 14.
In Section V, we show that our multifunction memristive
XOR/XNOR architecture offers compact and efficient design
of more complex circuits.
V. DESIGNING SYSTEMS
In this section, we demonstrate that our 3T-4M multi-
function logic architecture can be used to design highly
compact, reliable, and efficient systems. To this end, firstly
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Fig. 14. Buffered XOR performance for 10T and 3T-4M XOR gate at
8GHz: top two signals are inputs; third: 10T CMOS XOR gate [25]; fourth:
proposed 3T-4M XOR gate.
we consider a full adder design, and then we present the
design of multipliers over the Galois Fields.
A. Memristive Full Adder
A 2T-10M ‘weak’ full adder can be formed as shown in
Fig. 15. This bufferless full adder mainly consists of two 1T-
4M XOR/AND multifunction stages (Fig. 7(a)). The sum (S)
and carry (Co) outputs are formed as follows:
S= ABCi (13)
Co =Ci(AB)_ (A^B) (14)
In Eq. (14), the terms A^B and Ci(AB) are shared from
the first and second 1T-4M stages respectively.
The multifunction properties of the proposed architecture
also permit highly compact fully buffered full adder designs.
For instance, to obtain the sum output S, the output of a 3T-
4M XNOR gate (Fig. 7(b)) can be fed into another 3T-4M
XNOR stage, thus giving us
S= (1AB) (1Ci) = ABCi:
The output Co can be formed by ORing the shared term
A^B from the first 3T-4M XNOR stage with Ci(AB) and
then double inverting the output. In the term Ci(AB), the
term AB is also a shared term from the first 3T-4M XNOR
stage before the CMOS inverter. Hence, we only need two
more memristors to simply form an AND gate. This yields
the fully buffered 10T-12M structure as shown in Fig. 16.
XOR
AND
XOR
AND
Co
Ci(A⊕B)
S
A∧BCi
B
A
Fig. 15. 2T-10M ‘weak’ adder design.
For completeness, we have designed both bufferless and
fully buffered full adders in all possible correct configura-
tions of the proposed bufferless 1T-4M XOR/XNOR gates
as well as the fully buffered 3T-4M XOR/XNOR gates. The
Vdd
XOR
AND
A
B
S
Ci
A∧B
Ci(A⊕B) Co
(a) (c)
(d)
M-AND gate
M-OR gate
XOR
AND
(b)
Fig. 16. 10T-12M fully buffered adder circuit; (a) CMOS inverter; (b)
Memristive OR gate (M-OR); (c) Memristive AND gate (M-AND); (d) 10T-
12M adder.
total number of elements for the bufferless designs varies
from 12 to 16 elements, whereas the total number of elements
for the fully buffered designs varies from 22 to 24 depending
on how the XOR and XNOR stages were connected. Table III
shows the results of the designs. In this table the columns
‘Architecture’, ‘Unbuffered’, and ‘Buffered’ represent which
architecture combination we used, and whether the adder
is unbuffered or fully buffered respectively. The columns
‘Shared’, ‘Elem’, and ‘Tot’ represent the shared terms,
the total number of memristors and transistors used, and
the total number of elements respectively. Table III clearly
shows that the XOR-XOR architecture (Row-1) required the
fewest number of elements. This design is also a significant
improvement over the existing full adder designs e.g. 16T-
18M [12] and 27T-2M [13].
TABLE III
FULL ADDER DESIGN WITH PROPOSED ARCHITECTURE.
Architecture Unbuffered Buffered
Shared Elem Tot Shared Elem Tot
XOR-XOR A^B, 2T-10M 12 A^B, 10T-12M 22
C(AB) AB
XOR-XNOR A^B, 4T-12M 16 A^B, 12T-12M 24
C(AB) AB
XNOR-XOR C(AB) 4T-12M 16 C(AB) 12T-12M 24
XNOR-XNOR A_B 2T-14M 16 A_B/ 10T-14M 24
AB
B. Memristive Galois Field Multiplier
The arithmetic operations over finite fields (or Galois
fields), i.e. over the set GF(2m), where m is a non zero posi-
tive integer, have critical applications in public-key cryptog-
raphy systems and error-correcting codes among others [38].
Addition and multiplication are the two basic arithmetic
operations over these fields. While an m-bit adder over
GF(2m) only requires m XOR gates working in parallel,
multiplication is much more complex and requires a com-
bination of many AND and XOR gates [39]. In this section,
we present design methods for hybrid memristive polynomial
9basis multipliers over GF(2m). We begin by showing a
multiplier design over GF(22) and extend this design over
GF(24).
a) 2-bit Multiplier Over GF: Let us assume that the
two inputs of the 2-bit multiplier are A = (a1;a0) and B =
(b1;b0). The polynomial representation of the elements over
GF(22) is A(x) = a1x+ a0, and B(x) = b1x+ b0. Here, ‘+’
represents addition over GF, which is equivalent to the XOR
operation (i.e. ‘’) over GF(2). Then A(x) B(x) = (a1x+
a0)  (b1x+ b0) = a1b1x2 +(a0b1 + a1b0)x+ a0b0. Here, the
element a1b1x2 with exponent greater than 1 is not in the
field. Hence it needs to be reduced modulo the primitive
polynomial, which in this case is P(x) = x+ 1. The final
result is given as follows:
A(x) B(x) mod P(x) =
(a0b1 +a1b0 +a1b1)x+(a0b0 +a1b1): (15)
To simplify Eq. (15), we denote C0, C1..., Cm 1 to be the
coefficients corresponding to the terms associated with x0,
x1..., xm 1 respectively. Then, Eq. (15) becomes
A(x) B(x) mod P(x) =C1x+C0: (16)
M-XOR
Vdd
RD
RD
(a)
(b)
(c)
M-NAND
M-XNOR
Fig. 17. Memristive logic symbol; (a) Memristive logic NAND gate; (b)
Memristive logic XNOR gate; (c) Memristive logic XNOR gate
This 2-bit GF multiplier consists of four AND and three
XOR gates based on Eq. (15). As we have shown in Sec-
tion III-C and Table II, our 3T-4M XNOR gate is more power
efficient compared to our 3T-4M XOR gate. Therefore, it is
reasonable to replace as many XOR gates as possible with
XNOR gates. To this end, we ensure reliable performance
with low power by redesigning the circuit as follows:
 We use buffered memristive NAND (M-NAND) gates
(Fig. 17(a)), instead of buffered AND gates. The
buffered M-NAND gates require a single inverter, which
is more power efficient compared to a buffered M-AND
gate.
 We replace as many buffered 3T-4M XOR gates
(Fig. 7(d)) as possible with our power efficient 3T-4M
buffered XNOR gates (Fig. 7(b)).
Therefore, we modify Eq. (15) as follows to accommodate
the above optimisation:
C0 = (a1b11) (a0b01)
C1 = (a0b11) (a1b01) (a1b11): (17)
The resulting design appears in Fig. 18.
a1
b1
b0
a0
C1 C0
Fig. 18. Memristive GF(22) Multiplier.
Although in this design we replaced only one XOR gate
with a power efficient XNOR gate in Fig. 18, the number
of XOR gates which can be replaced is much higher as the
circuits are scaled up. We demonstrate this by designing a
4-bit multiplier over GF(24) as follows.
b) 4-bit Multiplier Over GF: For designing a polyno-
mial basis GF(24) multiplier, we multiply the two inputs
A = (a3;a2;a1;a0) and B = (b3;b2;b1;b0) and then modulo
the result by a primitive polynomial, which in our case is
P(x) = x4 + x+1. The final result appears in Eq. (18).
A(x) B(x) mod P(x) =
(a0b3 +a1b2 +a2b1 +a3b0 +a3b3)x3
+(a0b2 +a1b1 +a2b0 +a2b3 +a3b2 +a3b3)x2
+(a0b1 +a1b0 +a1b3 +a2b2 +a2b3 +a3b1 +a3b2)x
+(a0b0 +a1b3 +a2b2 +a3b1): (18)
This can be simplified as follows.
A(x) B(x) mod P(x) =C3x3 +C2x2 +C1x+C0: (19)
Now we replace all the AND gates with M-NAND gates
and as many XOR gates as possible with M-XNOR gates.
The new expression of each coefficient appears in the fol-
lowing:
C0 = (a0b01) (a1b31) (a2b21) (a3b11)
C1 = (a0b11) (a1b01) (a1b31) (a2b21)
(a2b31) (a3b11) (a3b21)
C2 = (a0b21) (a1b11) (a2b01) (a2b31)
(a3b21) (a3b31)
C3 = (a0b31) (a1b21) (a2b11) (a3b01)
(a3b31):
The resulting circuit appears in Fig. 19. As we can see
in this figure, we need twelve 3T-4M XNOR gates and only
four 3T-4M XOR gates.
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The design methods presented in this section can be
adopted for the design of m-bit multipliers over GF(2m), e.g.
by modifying/combining with the methods presented in [39].
The performance of the systems developed in this section
is analysed in Section VI.
a0
a1
a2
a3
b0
b1
b2
b3
C3 C2
C1
C0
Fig. 19. Memristive GF(24) Multiplier.
VI. EXPERIMENTAL RESULTS
All the memristors used in this paper are modelled based
on [28] and coded in Verilog-A. All designs were imple-
mented and simulated in Cadence Virtuoso. The supply
voltage considered is VDD = 1:2V and the transistors used
here are based on the 32nm CMOS technology node. The
saturation current for n-type and p-type transistors are ID;sat =
46:63mA and ID;sat = 47:6mA respectively. All the circuits
in this paper, where appropriate, were tested with a load
capcitance of 1fF and all the power measurements are based
on the sum of the static and dynamic powers as reported by
Cadence.
a) Multifunction Gates: As we already demonstrated
in Section IV, the power and reliability performance of our
design clearly outperforms both the CMOS based designs as
well as the technique of [7] (Table II and Fig. 14). In addition,
the techniques of [9], [10], [13] require multiple clock cycles
to operate, whereas our technique can be operated in a single
clock cycle. Hence, for fairness these were not compared
with. The technique of [12] proposed a 8T-6M XOR gate
design, which requires similar power as pure CMOS design
simply because it requires more than twice the number
of transistors and two more memristors compared to our
designs. Hence, this technique is clearly less power efficient
compared to the proposed designs.
b) Full Adder Designs: For the full adder designs
in Section V-A we considered Ron = 500W, Roff = 40kW,
and RD = 10KW based on Eq. (8) and Eq. (9). A reliable
performance at high frequencies could be achieved with only
90.98mW power consumption when kon =  300m/s, koff =
52m/s. The input and output wave forms for our 10T-12M
fully buffered full adder design appear in Fig. 20 at 8GHz.
Of course, needless to say, the design also works at lower
frequencies. Adders designed with both pure CMOS [25]
and memristive hybrid gates based on [7] failed at these
frequencies and their power performance could not be com-
pared. Hence, we also tested our adder design at 2GHz, i.e.
the freuqency where the CMOS XOR/XNOR gate worked
(Table II). At 2GHz the proposed adder required 40.77mW,
which is clearly better than a single CMOS XOR and XNOR
gate at this frequency.
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Fig. 20. 10T-12M buffered full adder at 8GHz frequency. Top three signals
are the inputs A, B and input carry, Ci, respectively, and the bottom two
signals are the sum (S) and output carry (Co) respectively.
c) Multiplier Designs Over GF: For the multiplier
designs over GF in Section V-B, the power consumption
of each individual memristive logic gate M-NAND, M-
XNOR and M-XOR in Fig. 17 are 1.016mW, 1.1774mW
and 29.11mW at 1GHz respectively. The input and output
wave forms of our GF(22) multiplier circuit is shown in
Fig. 21, which consumes 63.401mW power. The proposed
memristive GF(24) multiplier results in considerably smaller
area and requires lower power compared with pure CMOS
implementation. The entire circuit requires approximately
153.984mW power, which is much lower than 535.2mW
consumed by the same multiplier designed with pure CMOS
technology. The total number of elements used for the
memristive GF(24) multiplier is 176 (96M-80T) which is
much fewer than 264T used by the pure CMOS design. We
also tested the 4-bit multiplier based on the XOR/XNOR
gate in [7]. The latter design required 168 (64M-104T)
elements, but it also required significantly more transistors
compared to the proposed design. However, this design failed
to operate at a relatively high frequency of 1GHz and hence
the power figures could not be obtained. The technique
of [12] yields designs with much higher number of transistors
and memristors for the multiplier designs (e.g. 128M-136T
or 264 elements for the GF(24) multiplier).
VII. CONCLUSIONS
This paper proposed novel memristive logic architectures
for low power and reliable performance at low as well
as high frequencies. Firstly, with the help of MRL, we
showed that memristors can naturally represent multiple
valued logic as MIN-MAX post algebra. We proposed an
efficient multifunction logic architecture which can operate in
single clock cycle with considerably fewer components and
less energy. It is also capable of seamless integration with
the CMOS technology for hybrid CMOS memristive chip
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Fig. 21. Memristive GF(22) Multiplier at 1GHz. Top four signals are the
inputs a0, a1, b0 and b1 respectively. Bottom two signals are the outputs C0
and C1.
fabrication in 3D. We also demonstrated that with the proper
selection of kon and koff parameters, this multifunction logic
architecture can reliably operate at high frequencies where
both CMOS devices as well as existing hybrid-memristor
gates start to fail. The proposed logic architecture consumes
significantly less power when compared with pure CMOS as
well as existing hybrid memristive logic circuits.
We used the proposed 1T-4M multifunction architecture as
the essential building block to implement a highly compact
full adder design with very low power requirement. Finally,
we presented design techniques for highly efficient memris-
tive bit parallel multipliers over GF(22) and GF(24). These
designs required considerably lower power compared to pure
CMOS designs. The latter design technique can be gener-
alised to m-bit multipliers, e.g. by combining with existing
techniques [39]. Our experimental results demonstrated that
the proposed memristive multifunction logic architecture can
be effectively used to design power efficient low complexity
systems alongside the CMOS designs.
Apart from applications in logic design, memristors with
strong security primitives are finding applications in PUFs for
the emerging hardware security solutions [8]. The first PUF
circuit was proposed in [40] which leverages the physical
variations of the chip to generate unique outputs. The XOR
arbiter PUF is one of the most common delay-based PUFs,
e.g. that in [7] which utilises a 6T-2M memristive XOR struc-
ture. [7] also demonstrated that a high degree of randomness
could be derived by designing PUF with memristors. Our
proposed logic structure has two more memristors and one
fewer transistor than the XOR structure proposed in [7]. The
presence of extra memristors in our structure increases the
variation level which makes it well suited for delay-based
PUFs.
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